diff options
author | Caleb Jamison | 2019-11-22 14:05:44 -0600 |
---|---|---|
committer | Caleb Jamison | 2019-11-22 14:05:44 -0600 |
commit | 18621eeebeadb8bebf149705b70ced38234d4d3b (patch) | |
tree | b1d0e9599556f70f786f3c0a58fa9c9a8a3fced6 | |
parent | 7311c697a3e414722a90b8e97310f5b7cc5d0ea1 (diff) | |
download | aur-litex-git.tar.gz |
Manual CD no longer required
-rw-r--r-- | .SRCINFO | 4 | ||||
-rw-r--r-- | PKGBUILD | 5 |
2 files changed, 4 insertions, 5 deletions
@@ -1,7 +1,7 @@ pkgbase = litex-git pkgdesc = Migen based SoC - pkgver = 4143 - pkgrel = 3 + pkgver = 4782 + pkgrel = 1 url = https://github.com/enjoy-digital/litex arch = any license = MIT @@ -1,7 +1,7 @@ # Maintainer: Caleb Jamison <cbjamo@gmail.com> pkgname=litex-git -pkgver=4143 -pkgrel=3 +pkgver=4782 +pkgrel=1 pkgdesc="Migen based SoC" arch=(any) url="https://github.com/enjoy-digital/litex" @@ -38,6 +38,5 @@ build() { package() { cd "${srcdir}/${pkgname%%-git}" python setup.py install --root="$pkgdir/" --skip-build --optimize=1 - cp -r litex/soc/cores/cpu/vexriscv/verilog $pkgdir/usr/lib/python3.7/site-packages/litex/soc/cores/cpu/vexriscv/ } |