summarylogtreecommitdiffstats
diff options
context:
space:
mode:
authorCayetano Santos2020-04-22 19:47:20 +0200
committerCayetano Santos2020-04-22 19:47:20 +0200
commit90afcb1d861f65937591dd80a32f5c46785ecd64 (patch)
tree14174a9d66fd2650fd0dff84a5c7a0a9e45f6064
parentcfba7db9d4c0ccf37f1a38c4343fe4e5fea1fdaa (diff)
downloadaur-90afcb1d861f65937591dd80a32f5c46785ecd64.tar.gz
gcc as makedepend
-rw-r--r--.SRCINFO1
-rw-r--r--PKGBUILD2
2 files changed, 2 insertions, 1 deletions
diff --git a/.SRCINFO b/.SRCINFO
index 2d41fe029e44..0fca119385a1 100644
--- a/.SRCINFO
+++ b/.SRCINFO
@@ -7,6 +7,7 @@ pkgbase = python-cocotb-git
license = BSD
makedepends = git
makedepends = python-setuptools
+ makedepends = gcc
depends = python
depends = python-setuptools
optdepends = iverilog: for simulating verilog designs
diff --git a/PKGBUILD b/PKGBUILD
index 94bc83ae65dd..ab8795627c03 100644
--- a/PKGBUILD
+++ b/PKGBUILD
@@ -10,7 +10,7 @@ conflicts=('python-cocotb')
provides=('python-cocotb-git')
depends=('python' 'python-setuptools')
-makedepends=('git' 'python-setuptools')
+makedepends=('git' 'python-setuptools' 'gcc')
optdepends=('iverilog: for simulating verilog designs'
'ghdl: for simulating VHDL designs'
'gtkwave: for visualizing waveforms')