summarylogtreecommitdiffstats
path: root/0003-arm64-dts-rockchip-add-usb3-controller-node-for-RK33.patch
diff options
context:
space:
mode:
Diffstat (limited to '0003-arm64-dts-rockchip-add-usb3-controller-node-for-RK33.patch')
-rw-r--r--0003-arm64-dts-rockchip-add-usb3-controller-node-for-RK33.patch58
1 files changed, 0 insertions, 58 deletions
diff --git a/0003-arm64-dts-rockchip-add-usb3-controller-node-for-RK33.patch b/0003-arm64-dts-rockchip-add-usb3-controller-node-for-RK33.patch
deleted file mode 100644
index af5da0337b78..000000000000
--- a/0003-arm64-dts-rockchip-add-usb3-controller-node-for-RK33.patch
+++ /dev/null
@@ -1,58 +0,0 @@
-From a96dd1d8b09c809dc1f78a1c5c45fcfe5f810ede Mon Sep 17 00:00:00 2001
-From: William Wu <william.wu@rock-chips.com>
-Date: Mon, 4 Dec 2017 10:40:39 +0100
-Subject: [PATCH 3/5] arm64: dts: rockchip: add usb3 controller node for RK3328
- SoCs
-
-RK3328 has one USB 3.0 OTG controller which uses DWC_USB3
-core's general architecture. It can act as static xHCI host
-controller, static device controller, USB 3.0/2.0 OTG basing
-on ID of USB3.0 PHY.
-
-Signed-off-by: William Wu <william.wu@rock-chips.com>
-Signed-off-by: Heiko Stuebner <heiko@sntech.de>
----
- arch/arm64/boot/dts/rockchip/rk3328.dtsi | 27 ++++++++++++++++++++++++
- 1 file changed, 27 insertions(+)
-
-diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
-index 3f5a2944300f..c8cd0cc6070e 100644
---- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
-+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
-@@ -828,6 +828,33 @@
- status = "disabled";
- };
-
-+ usbdrd3: usb@ff600000 {
-+ compatible = "rockchip,rk3328-dwc3", "rockchip,rk3399-dwc3";
-+ clocks = <&cru SCLK_USB3OTG_REF>, <&cru SCLK_USB3OTG_SUSPEND>,
-+ <&cru ACLK_USB3OTG>;
-+ clock-names = "ref_clk", "suspend_clk",
-+ "bus_clk";
-+ #address-cells = <2>;
-+ #size-cells = <2>;
-+ ranges;
-+ status = "disabled";
-+
-+ usbdrd_dwc3: dwc3@ff600000 {
-+ compatible = "snps,dwc3";
-+ reg = <0x0 0xff600000 0x0 0x100000>;
-+ interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
-+ dr_mode = "otg";
-+ phy_type = "utmi_wide";
-+ snps,dis_enblslpm_quirk;
-+ snps,dis-u2-freeclk-exists-quirk;
-+ snps,dis_u2_susphy_quirk;
-+ snps,dis_u3_susphy_quirk;
-+ snps,dis-del-phy-power-chg-quirk;
-+ snps,dis-tx-ipgap-linecheck-quirk;
-+ status = "disabled";
-+ };
-+ };
-+
- gic: interrupt-controller@ff811000 {
- compatible = "arm,gic-400";
- #interrupt-cells = <3>;
---
-2.19.0
-