summarylogtreecommitdiffstats
path: root/.SRCINFO
blob: b3b31d404b14dd456f18a2136d37ff949c7ab7da (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
pkgbase = cocotb
	pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
	pkgver = 1.1
	pkgrel = 1
	epoch = 0
	url = http://potential.ventures/cocotb/
	install = cocotb.install
	arch = x86_64
	license = BSD
	makedepends = git
	depends = python
	depends = swig
	optdepends = iverilog: for simulating verilog designs
	optdepends = ghdl: for simulating VHDL designs
	source = https://github.com/potentialventures/cocotb/archive/v1.1.tar.gz
	md5sums = 94483fb042f9b645acecdfab20d460a4

pkgname = cocotb