blob: f8f556aee1ea936b2880f185fc8e4c251fc55b5c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
pkgbase = cocotb
pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
pkgver = r2445.e9490fab
pkgrel = 1
url = https://github.com/cocotb
arch = any
license = BSD
makedepends = git
depends = python
optdepends = iverilog: for simulating verilog designs
optdepends = ghdl: for simulating VHDL designs
provides = cocotb
conflicts = cocotb
options = !emptydirs
source = git+https://github.com/cocotb/cocotb
md5sums = SKIP
pkgname = cocotb
|