summarylogtreecommitdiffstats
path: root/.SRCINFO
blob: 227a148ac1d7c0c28f5487af9aec47e48e60ac60 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
pkgbase = python-cocotb-git
	pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
	pkgver = r2445.e9490fab
	pkgrel = 1
	url = https://github.com/cocotb/cocotb
	arch = any
	license = BSD
	makedepends = git
	makedepends = python-setuptools
	depends = python
	optdepends = iverilog: for simulating verilog designs
	optdepends = ghdl: for simulating VHDL designs
	optdepends = gtkwave: for visualizing waveforms
	provides = python-cocotb-git
	conflicts = python-cocotb
	options = !emptydirs
	source = git+https://github.com/cocotb/cocotb
	md5sums = SKIP

pkgname = python-cocotb-git