blob: 8236d230599f8de1ddce2c60cac9863c5a9c965a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
pkgbase = python-fusesoc
pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
pkgver = 1.9
pkgrel = 0
url = http://github.com/olofk/fusesoc/
arch = any
license = GPLv3
makedepends = python-setuptools
depends = python
depends = python-edalize
optdepends = iverilog: for simulating verilog designs
optdepends = ghdl: for simulating VHDL designs
provides = python-fusesoc
conflicts = python-fusesoc-git
options = !emptydirs
source = https://github.com/olofk/fusesoc/releases/download/1.9/fusesoc-1.9.tar.gz
md5sums = eec2d6fd3c8c68ce00b2eae7edb8e1a7
pkgname = python-fusesoc
|