blob: 95d5b6a7056f60f1818c3c6d7f5c92110c51cc21 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
pkgbase = python-fusesoc-git
pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
pkgver = r1200.ed63efa
pkgrel = 1
url = https://github.com/olofk/fusesoc
arch = any
license = GPLv3
makedepends = git
makedepends = python-setuptools
depends = python
depends = python-edalize-git
optdepends = iverilog: for simulating verilog designs
optdepends = ghdl: for simulating VHDL designs
provides = python-fusesoc-git
conflicts = python-fusesoc
options = !emptydirs
source = git+https://github.com/olofk/fusesoc
sha256sums = SKIP
pkgname = python-fusesoc-git
|