summarylogtreecommitdiffstats
path: root/.SRCINFO
blob: 6ff54e03a2daedb8e74dad24546350f14fd93f3e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
pkgbase = python-fusesoc-git
	pkgdesc = Package manager and build abstraction tool for FPGA/ASIC development.
	pkgver = r1200.ed63efa
	pkgrel = 1
	url = https://github.com/olofk/fusesoc
	arch = any
	license = GPLv3
	makedepends = git
	makedepends = python-pip
	depends = python
	depends = python-edalize-git
	depends = python-setuptools
	depends = python-pyaml
	depends = python-jsonschema
	depends = python-jinja
	optdepends = iverilog: for simulating verilog designs
	optdepends = ghdl: for simulating VHDL designs
	optdepends = gtkwave: for visualizing waveforms
	provides = python-fusesoc-git
	conflicts = python-fusesoc
	options = !emptydirs
	source = git+https://github.com/olofk/fusesoc
	md5sums = SKIP

pkgname = python-fusesoc-git