.SRCINFO


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

pkgbase = verible
	pkgdesc = Suite of SystemVerilog developer tools. Including a style-linter, indexer, formatter, and language server
	pkgver = 0.0.r3933.g0e3fe53a
	pkgrel = 2
	url = https://github.com/chipsalliance/verible
	arch = x86_64
	arch = aarch64
	license = Apache 2.0
	makedepends = python
	makedepends = bazel
	makedepends = git
	makedepends = m4
	makedepends = flex
	makedepends = bison
	depends = bash
	provides = verible
	conflicts = verible-git
	conflicts = verible-bin
	source = verible-0.0.r3933.g0e3fe53a.tar.gz::https://github.com/chipsalliance/verible/archive/refs/tags/v0.0-3933-g0e3fe53a.tar.gz
	sha256sums = 36d71c2717814e432fb594ffcb82008542504e7e2b61a1f313ddaeca0463e070

pkgname = verible