blob: 810fe7b8a93a738edf9544fd935d24bd9c3ea793 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
|
diff --git a/synth.tcl b/synth.tcl
index d5ab0d77..1a73aa66 100644
--- a/synth.tcl
+++ b/synth.tcl
@@ -134,7 +134,7 @@ read_verilog -specify -lib $::env(TECHMAP_PATH)/cells_sim.v
techmap -map $::env(TECHMAP_PATH)/carry_map.v
write_json $::env(OUT_JSON).carry_fixup.json
-exec $::env(PYTHON3) $::env(UTILS_PATH)/fix_xc7_carry.py < $::env(OUT_JSON).carry_fixup.json > $::env(OUT_JSON).carry_fixup_out.json
+exec $::env(UTILS_PATH)/fix_xc7_carry.py < $::env(OUT_JSON).carry_fixup.json > $::env(OUT_JSON).carry_fixup_out.json
design -push
read_json $::env(OUT_JSON).carry_fixup_out.json
|