| red-discordbot-git |
3.4.5.r25.g7630e2482-2 |
1 |
0.00 |
Red - A fully customizable Discord bot |
xiretza
|
| rapidyaml-git |
0.1.0.r74.g92766c5-1 |
0 |
0.00 |
A library to parse and emit YAML, and do it fast. |
xiretza
|
| rapidwright |
2021.1.0_beta-1 |
0 |
0.00 |
Build Customized FPGA Implementations for Vivado |
xiretza
|
| python-xc-fasm-git |
r72.e12f313-1 |
0 |
0.00 |
Library to convert FASM files to bitstream |
xiretza
|
| python-vtr-xml-utils-git |
r86.d6ba1f1-1 |
0 |
0.00 |
Utilities for working with VtR XML Files |
xiretza
|
| python-tinyfpgab-git |
r80.e8f9150-1 |
0 |
0.00 |
Programmer for the TinyFPGA B2 boards |
xiretza
|
| python-sphinxextensions |
0.2.0-1 |
0 |
0.00 |
Extensions for the Sphinx documentation tool |
xiretza
|
| python-sdf-timing-git |
r118.5b9dc79-1 |
0 |
0.00 |
Python library for working Standard Delay Format (SDF) Timing Annotation files |
xiretza
|
| python-red-lavalink |
0.8.1-1 |
0 |
0.00 |
Lavalink client library used in Red-DiscordBot |
xiretza
|
| python-rapidyaml-git |
0.1.0.r74.g92766c5-1 |
0 |
0.00 |
A library to parse and emit YAML, and do it fast. |
xiretza
|
| python-pyvhdlmodel-git |
0.8.0.r4.g353b307-1 |
0 |
0.00 |
An abstract VHDL language model written in Python |
xiretza
|
| python-pythondata-cpu-vexriscv-git |
2020.08.r1.g2962f4a-1 |
0 |
0.00 |
Python module containing verilog files for vexriscv cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-serv-git |
2020.08.r38.g2428c0c-1 |
1 |
0.00 |
Python module containing verilog files for serv cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-rocket-git |
2020.08.r1.gfe810b8-1 |
1 |
0.00 |
Python module containing verilog files for rocket cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-picorv32-git |
2020.08.r1.g8bdce32-1 |
0 |
0.00 |
Python module containing verilog files for picorv32 cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-mor1kx-git |
2020.08.r3.gff01892-1 |
0 |
0.00 |
Python module containing verilog files for mor1kx cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-minerva-git |
2020.08.r4.g2a69b7f-1 |
0 |
0.00 |
Python module containing sources files for minerva cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-microwatt-git |
2020.08.r219.gd695ff9-1 |
0 |
0.00 |
Python module containing vhdl files for microwatt cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-lm32-git |
2020.08.r1.g6344000-1 |
0 |
0.00 |
Python module containing verilog files for lm32 cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-cv32e40p-git |
2020.08.r1.gb8fe3c4-1 |
0 |
0.00 |
Python module containing system_verilog files for cv32e40p cpu (for use with LiteX) |
xiretza
|
| python-pythondata-cpu-blackparrot-git |
2020.08.r1.g4264d9b0-1 |
0 |
0.00 |
Python module containing system_verilog files for blackparrot cpu (for use with LiteX) |
xiretza
|
| python-pyterminalui |
1.4.1-1 |
0 |
0.00 |
A set of helpers to implement a text user interface (TUI) in a terminal |
xiretza
|
| python-pysat-git |
0.1.6.dev6.r16.g58a7658-1 |
0 |
0.00 |
A toolkit for SAT-based prototyping in Python |
xiretza
|
| python-pymetaclasses |
1.3.1-1 |
0 |
0.00 |
A collection of MetaClasses for Python |
xiretza
|
| python-pyghdl-git |
1.0.0.r495.cfa7ec61-2 |
0 |
0.00 |
Python binding for GHDL and high-level APIs |
xiretza
|
| python-pyexceptions |
1.1.1-2 |
0 |
0.00 |
An exception base-class to derive more powerful exceptions |
xiretza
|
| python-pydecor-git |
2.0.0.r11.gd506ca8-1 |
0 |
0.00 |
Easy-peasy Python decorators |
xiretza
|
| python-pyattributes |
2.2.1-2 |
0 |
0.00 |
Implementations of .NET-like attributes realized with Python decorators |
xiretza
|
| python-prjxray-git |
r3457.0ddf03b8-1 |
0 |
0.00 |
Documenting the Xilinx 7-series bit-stream format |
xiretza
|
| python-nmigen-git |
0.2.r241.g09de190-1 |
0 |
0.00 |
A refreshed Python toolbox for building complex digital hardware |
xiretza
|
| python-mypy_protobuf-git |
v1.13.r32.gf2a078b-2 |
0 |
0.00 |
Generate mypy stub files from protobuf specs |
xiretza
|
| python-litex-git |
2020.04.r867.g5097b7ae-1 |
0 |
0.00 |
A Migen/MiSoC based Core/SoC builder |
xiretza
|
| python-litex-boards-git |
2020.12.r26.gbee71da-1 |
0 |
0.00 |
LiteX supported boards |
xiretza
|
| python-litevideo-git |
2020.04.r0.g41f3014-1 |
0 |
0.00 |
Small footprint and configurable video cores for LiteX |
xiretza
|
| python-litesdcard-git |
2020.08.r14.g9e267a5-1 |
0 |
0.00 |
A small footprint and configurable SDCard core for LiteX |
xiretza
|
| python-litescope-git |
2020.08.r10.g94e2d15-1 |
0 |
0.00 |
A small footprint and configurable embedded logic analyzer for LiteX |
xiretza
|
| python-litesata-git |
2020.08.r66.ge850b72-1 |
0 |
0.00 |
A small footprint and configurable SATA core for LiteX |
xiretza
|
| python-litepcie-git |
2020.08.r40.g5e88ab6-1 |
0 |
0.00 |
A small footprint and configurable PCIe core for LiteX |
xiretza
|
| python-litejesd204b-git |
2020.08.r1.g1e88fa8-1 |
0 |
0.00 |
A small footprint and configurable JESD204B core for LiteX |
xiretza
|
| python-liteiclink-git |
2020.08.r83.g3d1165b-1 |
0 |
0.00 |
Small footprint and configurable inter chip communication cores for LiteX |
xiretza
|
| python-liteeth-git |
2020.04.r34.g0624256-1 |
0 |
0.00 |
A small footprint and configurable Ethernet core for LiteX |
xiretza
|
| python-litedram-git |
2020.08.r101.g1117068-1 |
0 |
0.00 |
A small footprint and configurable DRAM core for LiteX |
xiretza
|
| python-ffmpeg |
0.2.0-2 |
10 |
1.05 |
Python bindings for FFmpeg - with complex filtering support |
xiretza
|
| python-fasm-git |
0.0.2.r67.gaf39a4f-2 |
0 |
0.00 |
FPGA Assembly (FASM) Parser and Generation library |
xiretza
|
| python-discord |
1.7.3-1 |
11 |
0.20 |
An API wrapper for Discord written in Python |
xiretza
|
| python-constraint-git |
1.4.0.r4.ge23fe98-1 |
0 |
0.00 |
Solvers for Constraint Satisfaction Problems (CSPs) over finite domains in simple and pure Python |
xiretza
|
| python-cmake-build-extension-git |
0.3.0.r0.g31b148e-2 |
0 |
0.00 |
Setuptools extension to build and package CMake projects |
xiretza
|
| python-aiohttp-json-rpc |
0.13.3-1 |
0 |
0.00 |
Implements JSON-RPC 2.0 Specification using aiohttp |
xiretza
|
| prjxray-tools-git |
r3457.0ddf03b8-1 |
0 |
0.00 |
Documenting the Xilinx 7-series bit-stream format |
xiretza
|
| prjxray-db-git |
r244.057e179-2 |
0 |
0.00 |
Project X-Ray (Xilinx 7-series bit-stream format) database |
xiretza
|