summarylogtreecommitdiffstats
diff options
context:
space:
mode:
authorCayetano Santos2021-05-22 12:01:11 +0200
committerCayetano Santos2021-05-22 12:01:11 +0200
commit084afbe699efd54fd94ce683217c0eabdd0981d6 (patch)
tree959f03eb6146f15cdea7ea46979c6fae1b08cfc2
parent9e7435f04aa70d025e1a1e1356f25e1ac6ea8c9d (diff)
downloadaur-084afbe699efd54fd94ce683217c0eabdd0981d6.tar.gz
Updated to 1.5.2
-rw-r--r--.SRCINFO3
-rw-r--r--PKGBUILD2
2 files changed, 2 insertions, 3 deletions
diff --git a/.SRCINFO b/.SRCINFO
index 696b5b6617dc..060764a5ec32 100644
--- a/.SRCINFO
+++ b/.SRCINFO
@@ -1,7 +1,7 @@
pkgbase = python-cocotb
pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
pkgver = 1.5
- pkgrel = 0
+ pkgrel = 2
url = http://github.com/cocotb/cocotb/
arch = any
license = BSD
@@ -17,4 +17,3 @@ pkgbase = python-cocotb
md5sums = SKIP
pkgname = python-cocotb
-
diff --git a/PKGBUILD b/PKGBUILD
index eac9b3a922d5..7cae501ec9f6 100644
--- a/PKGBUILD
+++ b/PKGBUILD
@@ -1,7 +1,7 @@
# Maintainer: csantosb <csantosb dot inventati dot org>
pkgname=python-cocotb
pkgver=1.5
-pkgrel=0
+pkgrel=2
pkgdesc="Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python"
arch=('any')
url="http://github.com/cocotb/cocotb/"