diff options
| author | egnappahz | 2021-08-26 17:55:24 +0200 |
|---|---|---|
| committer | egnappahz | 2021-08-26 17:55:24 +0200 |
| commit | 3f7d4b8369a1c6d8cb8e169ff277eb3f5cb5e876 (patch) | |
| tree | 6d68082e188259cb7653fb7614c2e25c83bfa54a /more-uarches-for-kernel-5.8+.patch | |
| parent | 45db5d9515c087badae811ca11127ce64b8a3c95 (diff) | |
| download | aur-3f7d4b8369a1c6d8cb8e169ff277eb3f5cb5e876.tar.gz | |
Updated
Diffstat (limited to 'more-uarches-for-kernel-5.8+.patch')
| -rw-r--r-- | more-uarches-for-kernel-5.8+.patch | 18 |
1 files changed, 9 insertions, 9 deletions
diff --git a/more-uarches-for-kernel-5.8+.patch b/more-uarches-for-kernel-5.8+.patch index 9226a6555c70..e37528f9e1b6 100644 --- a/more-uarches-for-kernel-5.8+.patch +++ b/more-uarches-for-kernel-5.8+.patch @@ -219,7 +219,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config MZEN3 + bool "AMD Zen 3" -+ depends on ( CC_IS_GCC && GCC_VERSION >= 100300 ) || ( CC_IS_CLANG && CLANG_VERSION >= 120000 ) ++ depends on (CC_IS_GCC && GCC_VERSION >= 100300) || (CC_IS_CLANG && CLANG_VERSION >= 120000) + help + Select this for AMD Family 19h Zen 3 processors. + @@ -378,7 +378,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config MCOOPERLAKE + bool "Intel Cooper Lake" -+ depends on ( CC_IS_GCC && GCC_VERSION > 100100 ) || ( CC_IS_CLANG && CLANG_VERSION >= 100000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 100100) || (CC_IS_CLANG && CLANG_VERSION >= 100000) + select X86_P6_NOP + help + @@ -388,7 +388,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config MTIGERLAKE + bool "Intel Tiger Lake" -+ depends on ( CC_IS_GCC && GCC_VERSION > 100100 ) || ( CC_IS_CLANG && CLANG_VERSION >= 100000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 100100) || (CC_IS_CLANG && CLANG_VERSION >= 100000) + select X86_P6_NOP + help + @@ -398,7 +398,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config MSAPPHIRERAPIDS + bool "Intel Sapphire Rapids" -+ depends on ( CC_IS_GCC && GCC_VERSION > 110000 ) || ( CC_IS_CLANG && CLANG_VERSION >= 120000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 110000) || (CC_IS_CLANG && CLANG_VERSION >= 120000) + select X86_P6_NOP + help + @@ -408,7 +408,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config MROCKETLAKE + bool "Intel Rocket Lake" -+ depends on ( CC_IS_GCC && GCC_VERSION > 110000 ) || ( CC_IS_CLANG && CLANG_VERSION >= 120000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 110000) || (CC_IS_CLANG && CLANG_VERSION >= 120000) + select X86_P6_NOP + help + @@ -418,7 +418,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config MALDERLAKE + bool "Intel Alder Lake" -+ depends on ( CC_IS_GCC && GCC_VERSION > 110000 ) || ( CC_IS_CLANG && CLANG_VERSION >= 120000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 110000) || (CC_IS_CLANG && CLANG_VERSION >= 120000) + select X86_P6_NOP + help + @@ -435,7 +435,7 @@ index 814fe0d349b0..8acf6519d279 100644 +config GENERIC_CPU2 + bool "Generic-x86-64-v2" -+ depends on ( CC_IS_GCC && GCC_VERSION > 110000 ) || ( CC_IS_CLANG && CLANG_VERSION >= 120000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 110000) || (CC_IS_CLANG && CLANG_VERSION >= 120000) + depends on X86_64 + help + Generic x86-64 CPU. @@ -443,7 +443,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config GENERIC_CPU3 + bool "Generic-x86-64-v3" -+ depends on ( CC_IS_GCC && GCC_VERSION > 110000 ) || ( CC_IS_CLANG && CLANG_VERSION >= 120000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 110000) || (CC_IS_CLANG && CLANG_VERSION >= 120000) + depends on X86_64 + help + Generic x86-64-v3 CPU with v3 instructions. @@ -451,7 +451,7 @@ index 814fe0d349b0..8acf6519d279 100644 + +config GENERIC_CPU4 + bool "Generic-x86-64-v4" -+ depends on ( CC_IS_GCC && GCC_VERSION > 110000 ) || ( CC_IS_CLANG && CLANG_VERSION >= 120000 ) ++ depends on (CC_IS_GCC && GCC_VERSION > 110000) || (CC_IS_CLANG && CLANG_VERSION >= 120000) + depends on X86_64 + help + Generic x86-64 CPU with v4 instructions. |