summarylogtreecommitdiffstats
path: root/.SRCINFO
blob: 8cd14a2a3229902fd97f945370e61ddcc0fe1909 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
pkgbase = python-cocotb
	pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
	pkgver = 1.9.2
	pkgrel = 1
	url = http://github.com/cocotb/cocotb/
	arch = any
	license = BSD
	makedepends = git
	depends = python
	depends = python-setuptools
	depends = python-find_libpython
	optdepends = iverilog: for simulating verilog designs
	optdepends = ghdl: for simulating VHDL designs
	optdepends = gtkwave: for visualizing waveforms
	options = !emptydirs
	source = git+https://github.com/cocotb/cocotb#tag=v1.9.2
	md5sums = SKIP

pkgname = python-cocotb